## Porting a safety-critical industrial application on a mixed-criticality enabled real-time operating system

#### Antonio Paolillo

Paul Rodriguez, Vladimir Svoboda, Olivier Desenfans, Joël Goossens, Ben Rodriguez, Sylvain Girbal, Madeleine Faugère, Philippe Bonnot

5th December 2017

5th International Workshop on Mixed Criticality Systems (WMC 2017)

### Joint work HIPPEROS and Thales R&T



### Mixed-criticality?



# The IMICRASAR project

#### Isolated MIxed CRiticality Avionics System ARchitecture

#### Goals:

create an isolated mixed-criticality hard real-time platform

platform = OS + hardware

- support of an industrial application on the platform
- results: retrieve unused CPU resource

# In short, Thales brings us two components...





In short, Thales brings us two components...

# and asks us to make a system out of it

















1. Support of the PPC64 architecture for HIPPEROS



1. Support of the PPC64 architecture for HIPPEROS



2. Port the FMS application on HIPPEROS

- 1. Support of the PPC64 architecture for HIPPEROS
- 2. Port the FMS application on HIPPEROS



HIPPEROS

3. Extend HIPPEROS with Mixed-Criticality scheduling capabilities



PPC64

IIPPERO

#### Project roadmap

- 1. Support of the PPC64 architecture for HIPPEROS
- 2. Port the FMS application on HIPPEROS
- 3. Extend HIPPEROS with Mixed-Criticality scheduling capabilities
- 4. Validate the setup with experiments





IIPPERO

#### **Project roadmap**

- 1. Support of the PPC64 architecture for HIPPEROS
- 2. Port the FMS application on HIPPEROS
- 3. Extend HIPPEROS with Mixed-Criticality scheduling capabilities
- 4. Validate the setup with experiments





#### **Presentation Agenda**

A. (Short) Presentation of the Thales application

B. Description of the RTOS

C. Description of the platform(s)

D. Experiments

### A. The Application

- Provided by Thales as a case study

- Provided by Thales as a case study
- "Autopilot":
  - Inputs: sensors (GPS signal), database
  - Outputs: display, direction instructions

- Provided by Thales as a case study
- "Autopilot":
  - Inputs: sensors (GPS signal), database
  - Outputs: display, direction instructions
- 18 cooperating high criticality tasks with different periodicity attributes

- Provided by Thales as a case study
- "Autopilot":
  - Inputs: sensors (GPS signal), database
  - Outputs: display, direction instructions
- 18 cooperating high criticality tasks with different periodicity attributes
- Programming model: Acquisition Execution Restitution

- Provided by Thales as a case study
- "Autopilot":
  - Inputs: sensors (GPS signal), database
  - Outputs: display, direction instructions
- 18 cooperating high criticality tasks with different periodicity attributes
- Programming model: Acquisition Execution Restitution
- The sampled use case takes 90 seconds to run



### **B.** The Operating System

#### **Context: the HIPPEROS company builds HIPPEROS OSes**

- Development of the kernel started in June 2013
- Spin-off company, from Université Libre de Bruxelles, created in January 2014
- Today: ~15 people among them 5 OS developers & researchers
- The goal is to ship certifiable OSes to safety-critical software industries

- Hard real-time operating system

- Hard real-time operating system
- Embedded targets: ARMv7, ARMv8, IA32, PowerPC 64

- Hard real-time operating system
- Embedded targets: ARMv7, ARMv8, IA32, PowerPC 64
- A new micro-kernel written from scratch
  - Built for user needs, i.e. small footprint and adapted policies
  - Multi-core architecture based on an asymmetric kernel
  - Real-time model for user applications
  - MMU support and virtual address space
  - Resource sharing & IPC protocols (mutexes, semaphores, message passing, etc.)
  - Usual OS services (timers, etc.)

- Hard real-time operating system
- Embedded targets: ARMv7, ARMv8, IA32, PowerPC 64
- A new micro-kernel written from scratch
  - Built for user needs, i.e. small footprint and adapted policies
  - Multi-core architecture based on an asymmetric kernel
  - Real-time model for user applications
  - MMU support and virtual address space
  - Resource sharing & IPC protocols (mutexes, semaphores, message passing, etc.)
  - Usual OS services (timers, etc.)
- The OS is highly configurable

#### **Real-time**

- User processes have real-time requirements
- Determinism and bounded guarantees
- On time as opposed to fast
- Real-time scheduling policies
- Resource usage bounded and checked

#### New micro-kernel
- No "Linux legacy" or other previous mono-core design

- No "Linux legacy" or other previous mono-core design
- Design for SMP platforms

- No "Linux legacy" or other previous mono-core design
- Design for SMP platforms
- Asymmetric kernel design
  - One core for heavy scheduling operations
  - Other cores working to service tasks
  - Remote system call mechanism

- No "Linux legacy" or other previous mono-core design
- Design for SMP platforms
- Asymmetric kernel design
  - One core for heavy scheduling operations
  - Other cores working to service tasks
  - Remote system call mechanism
- Most services & drivers in user space

- No "Linux legacy" or other previous mono-core design
- Design for SMP platforms
- Asymmetric kernel design
  - One core for heavy scheduling operations
  - Other cores working to service tasks
  - Remote system call mechanism
- Most services & drivers in user space
- Multi-core IPC protocol to handle it

- No "Linux legacy" or other previous mono-core design
- Design for SMP platforms
- Asymmetric kernel design
  - One core for heavy scheduling operations
  - Other cores working to service tasks
  - Remote system call mechanism
- Most services & drivers in user space
- Multi-core IPC protocol to handle it

NB: we also support FPGA :-)

#### OS Modules



#### **OS Modules**



#### OS Modules



#### In practice: build an application and deploy it on target



## Task set defines real-time behaviour and specification

- Timing parameters
- Periodicity
- Code

...

- Core affinities



#### For more information

- Seminal paper: OSPERT 15
- We can work together
  → HIPPEROS Academic Partner Program
  → academic@hipperos.com
- Use HIPPEROS for commercial application
  → contact us: <u>info@hipperos.com</u>
- You will soon be able to play with it for free!
  → HIPPEROS community edition
  → Expected release date: mid 2018
- For any information, contact me: <u>antonio.paolillo@hipperos.com</u>

#### A New Configurable and Parallel Embedded Real-time Micro-Kernel for Multi-core platforms

#### Artenio Paolillo, Olivier Desenfans, Vladimir Svoboda, Joël Goossens, Ben Rodriguez

PARTS Research Center, Université Libre de Braxelles, Margagers S.A. and HIPPEROS S./ Corresponding author: automicpackBa@aDac.be

Absent-Our of the main mapping initializes of the AUXS Reveals Control Spirits 400 RUPSROS 5.4. is the creation of a new Root-Theor Upercently Systems handly called RUPPEROS. In the second control and the second spirits of the second in the second spirit called one and the second spirits of the second spirits of the second spirits of the second spirits with maintaining the level spirits masses and relatively of existing within the science and the second spirits of the second spirits of the science spirits of the second spirits of the second spirits of the science and the spirits of the spirits of the second spirits of the science and the spirits of the spirits of the science of the science and the spirits of the spirits of spirits of the science spirits of the spirits of the spirits of the spirits of the science and spirits of the spirits of the spirits of the spirits of the science spirits of the science spirits of the sp

the look of assesses and violating of existing is an additionar. I. Is the object of a forget is is promoting the object of a synthesis of the synthesis integrated in a part of its has design priority, its wood at the origin a part of its has design priority, its wood at the origin and the synthesis of the synthesis subtractions of the synthesis design by different implementations of the synthesis subtract the line integration is of the synthesis subtractions and and the synthesis subtractions and the synthesis subtractions in the line integration is of the synthesis subtractions of the synthesis and the line integration is of the synthesis subtractions in the subtractions of the synthesis subtractions of the synthesis subtractions in the line integrate is of the synthesis subtractions in the synthesis in the line integrate is of the synthesis subtractions in the synthesis in the line integrate is of the synthesis subtractions in the synthesis subtractions in the synthesis subtractions in the synthesis subtractions of the synthesis subtractions in the synthesis subtrac

we in the linearize, the addy critical software is to the interpret for speciating over the software interpret to the total software interpret to the software interpret software interpret to the software interpret to the software constraint in the speciating resource in the software interpret is to that y speciation in the software interpret to the software constraint in the software interpret to the software interpret is the software interpret to the software interpret is the software interpret to the software interpret in the software interpret to the software interpret in the software interpret to the software interpret in the software interpret to the software interpret interpret interpret to the software interpret interpret to the interpret interpret interpret to the software interpret interpr

While form a conversion part of year here are the best monitoriality and predicable solutions, there are not the best ensures utilized or predicable solutions, there are not the best converse utilized on the distribution of the solution of the comparison power per vision solutions are hepering in cerey domain — including and ty-critical systems — parts a pressure on the low-level, utilized systems — parts a pressure on the low-level, utilized systems — parts a pressure on the low-level, utilized systems — parts a pressure on the low-level, utilized systems — parts a pressure on the low-level, utilized systems — parts a pressure on the low-level, utilized systems — parts a pressure on the low-level, utilized systems — parts a pressure on the low-level, utilized systems — parts a pressure on the low-level, utilized systems — parts a pressure on the low-level, utilized systems — parts a pressure on the low-level, utilized systems — parts a pressure on the low-level, utilized systems — parts a pressure on the low-level, utilized systems — parts a pressure on the low-level, utilized systems — parts a pressure on the low-level, utilized systems — parts a pressure on the low-level, utilized systems — parts a pressure on the low-level, utilized systems — parts a pressure on the low-level, utilized systems — parts a pressure on the low-level, utilized systems — parts a pressure of the low-level and t

1 and/or and house house houses in the second se

were und voor eventraakte oor ere naamde of this industry event is niet oor entraakte of this industry event bestel operations lake armele syst is oor algorithens have meet his oor al

#### Mixed-criticality operating system?

#### Mixed-criticality operating system?

## Vestal model

#### Mixed-criticality operating system?

# Vestal model\*

\* actually, the elastic task model







#### **3** types of tasks High RT tasks Low RT Tasks tasks Non RT tasks









<task>

<timingInformation> <offset>0</offset> <wcet>100000</wcet> <deadline>200000</deadline> <period>500000</period> </timingInformation> </task>

<task>

<timingInformation> <offset>0</offset> <wcet>100000</wcet> <deadline>200000</deadline> <period>500000</period> </timingInformation> </task>

 $(\mathcal{O}_{i'}, \mathcal{C}_{i'}, \mathcal{D}_{i'}, \mathcal{T}_{i'})$ 

<task>

<timingInformation> <offset>0</offset> <wcet>100000</wcet> <deadline>200000</deadline> <period>500000</period> <mcHigh> <wcetLow>25000</wcetLow> </mcHigh> </timingInformation> </task>

 $(\mathcal{O}_{i'}, \mathcal{C}_{i'}^{\mathcal{H}I}, \mathcal{D}_{i'}, \mathcal{T}_{i'})$ 



<task>

<timingInformation> <offset>0</offset>  $(\mathcal{O}_{i}, \mathcal{C}_{i}, \mathcal{D}_{i}, \mathcal{T}_{i}^{\mathcal{LO}})$ <wcet>100000</wcet> <deadline>200000</deadline> <period>500000</period> <mcLow> T HI <periodHigh>1000000</periodHigh> <onModeSwitch>LET FINISH</onModeSwitch> </mcLow> </timingInformation> </task>

#### Mode switch event - a low WCET overrun

Low tasks job instance:

<onModeSwitch> LET\_FINISH </onModeSwitch>

#### OR

<onModeSwitch> KILL </onModeSwitch>

#### Tasks:

<periodHigh> 1000000 </periodHigh>

OR

<suspended/>

OR

<unaffected/>

#### HI task LO WCET overrun?

#### HI task LO WCET overrun?

# **Global mode switch** (all jobs of all cores)

#### Switch back to LO mode?

#### Switch back to LO mode?

## First idle instant

### C. Evaluated platforms

## NXP T2080RDB

- QorIQ T2080 platform:
  - 4 dual-threaded e6500 cores (1.8 GHz)
  - PowerPC 64 bits architecture
- 4 GB RAM
- OS support for caches:
  - L1
  - Partitioning of L2 ( $\simeq$  private)
  - No L3
  - TLB miss software handler



### **BD SABRE Lite**

- NXP i.MX 6Quad processor:
  - 4 Cortex-A9 cores (800 MHz)
  - ARMv7-A 32 bits architecture
- 1 GB RAM
- OS support for caches:
  - Private L1 enabled
  - No L2
- Not in IMICRASAR but "control board"



### **D.** Experiments
- Idea: how to set the LO wcet such that we balance safety and efficiency?

- Idea: how to set the LO wcet such that we balance safety and efficiency?
- Experiment execution time measurements  $\rightarrow$  approximate HI WCET bounds
  - HI WCET: 4x max observed execution time for each task

- Idea: how to set the LO wcet such that we balance safety and efficiency?
- Experiment execution time measurements  $\rightarrow$  approximate HI WCET bounds
  - HI WCET: 4x max observed execution time for each task
- Run the Thales HI application concurrently with a dummy LO application

- Idea: how to set the LO wcet such that we balance safety and efficiency?
- Experiment execution time measurements  $\rightarrow$  approximate HI WCET bounds
  - HI WCET: 4x max observed execution time for each task
- Run the Thales HI application concurrently with a dummy LO application
  - Add dummy LO tasks and measure contributions
  - CPU bound, no I/O
  - Suspended when a mode switch occurs
  - No deadline miss for HI tasks (avoid HI/LO interferences)

- Idea: how to set the LO wcet such that we balance safety and efficiency?
- Experiment execution time measurements  $\rightarrow$  approximate HI WCET bounds
  - HI WCET: 4x max observed execution time for each task
- Run the Thales HI application concurrently with a dummy LO application
  - Add dummy LO tasks and measure contributions
  - CPU bound, no I/O
  - Suspended when a mode switch occurs
  - No deadline miss for HI tasks (avoid HI/LO interferences)
- Limitations:
  - partitioned fixed priority scheduling
  - no specific MC scheduler is implemented (future work)

#### Summary: evaluation scheme

A. Measure job execution time to bound WCET

B. Run the HI use case with a LO application

#### Summary: evaluation scheme

A. Measure job execution time to bound WCET

#### B. Run the HI use case with a LO application

#### Job execution time measurements

- Thales FMS application: 18 tasks
- 12 tasks have negligible execution time and/or are not periodic
- We plot the maximum observed execution time of all the jobs of each task
- Repeated 10 times, very stable measurements (small stdev)

## Job execution time measurements (max observed)

#### T2080RDB



#### SABRE Lite



#### Observation

# Use case uses less than 10% of the platform CPU

#### Summary: evaluation scheme

A. Measure job execution time to bound WCET

B. Run the HI use case with a LO application













 $\mathcal{C}_{i}^{\mathcal{LO}}$ X  $\mathcal{C}^{\mathcal{LO}}_{i}$ 0  $\mathcal{C}_i^{\mathcal{HI}}$ 













## Evolution of available LO CPU time and # mode switches

#### T2080RDB







### Evolution of available LO CPU time, per core

#### T2080RDB



#### SABRE Lite



## Conclusions

## Conclusions

- About the porting : no line of the original core application were modified
- Industrial use case takes less than 10% on the considered platform
- We can use the remaining 90% for LO app without compromising HI app
- Straightforward MC mode switch support at OS level
- Future work involves:
  - Fine grained control over interferences
  - Implementation of MC scheduling algorithms
  - Evaluations: non trivial LO app (memory, file systems, I/O) with compressible/incompressible
  - Typical industrial use cases

#### Where is the balance?



#### Where is the balance?











